Solutions - Midterm Exam

(February 15th @ 5:30 pm)

Presentation and clarity are very important! Show your procedure!

PROBLEM 1 (20 PTS)

a) Complete the following table. The decimal numbers are unsigned: (5 pts.)

Decimal	BCD	Binary	Reflective Gray Code	
51	01010001	110011	101010	
98	10011000	1100010	1010011	
576	010101110110	1001000000	1101100000	

b) Complete the following table. Use the fewest number of bits in each case: (12 pts.)

REPRESENTATION					
Decimal	Sign-and-magnitude	1's complement	2's complement		
-38	1100110	1011001	1011010		
0	00	11111	0		
-32	1100000	1011111	100000		
69	01000101	01000101	01000101		
-64	11000000	10111111	100000		
-24	111000	100111	101000		

c) Convert the following decimal numbers to their 2's complement representations. (3 pts.)

/	-16.3125	\checkmark	18.375
	+16.3125 = 010000.0101		+18.375 = 010010.011
	⇒ -16.3125 = 101111.1011		

PROBLEM 2 (11 PTS)


- The figure below depicts the entire memory space of a microprocessor. Each memory address occupies one byte. 1KB = 2¹⁰ bytes, 1MB = 2²⁰ bytes, 1GB = 2³⁰ bytes
 - ✓ What is the size (in bytes, KB, or MB) of the memory space? What is the address bus size of the microprocessor? (2 pts.)

Address space: 0×000000 to $0 \times FFFFFF$. To represent all these addresses, we require 24 bits. So, the address bus size of the microprocessor is 24 bits. The size of the memory space is $2^{24} = 16$ MB.

✓ If we have a memory chip of 2 MB, how many bits do we require to address those 2 MB of memory? (1 pt.)

 $2 \text{ MB} = 2^{21}$ bytes. Thus, we require 21 bits to address the memory device.

✓ We want to connect the 2 MB memory chip to the microprocessor. For optimal implementation, we must place those 2 MB in an address range where every single address shares some MSBs. Provide a list of all the possible address ranges that the 2 MB chip can occupy. You can only use the non-occupied portions of the memory space as shown below.




PROBLEM 3 (10 PTS)

• Given two 4-bit signed (2's complement) numbers A, B, sketch the circuit that computes $(A - B) \times 3$. You can only adder units (or full adders if you prefer) and logic gates. Make sure your circuit avoids overflow.

$$(A - B) \times 3 = (A - B) \times 2 + (A - B)$$

Worst case: $15 \times 3 = 45$. 45 requires 7 bits, thus, we need to sign extend the operand $(A - B) \times 2$ on the last addition.




PROBLEM 4 (17 PTS)


a) Perform the following additions and subtractions of the following unsigned integers. Use the fewest number of bits *n* to represent both operators. Indicate every carry (or borrow) from c_0 to c_n (or b_0 to b_n). For the addition, determine whether there is an overflow. For the subtraction, determine whether we need to keep borrowing from a higher byte. (6 pts.)

Borrow out! → 🛱 😋 🖧 🖧 🖧 🖧 🖓 🖓	6 6 1 1 1 1 1 1 1 1		
$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$		
1 0 1 0 1 0	Overflow! → 1 0 0 1 1 1 0		

b) Perform the following operations, where numbers are represented in 2's complement. Indicate every carry from c_0 to c_n . For each case, use the fewest number of bits to represent the summands and the result so that overflow is avoided. (8 pts.)




c) Get the multiplication result of the following numbers that are represented in 2's complement arithmetic with 4 bits. (3 pts.) $\sqrt{-5 \times 7}$




PROBLEM 5 (10 PTS)

• Given the following circuit, complete the timing diagram (signals *D0* and *DATA*). The LUT 4-to-4 implements the following function: OLUT = [sqrt(ILUT)]. For example: $ILUT = 1100 \rightarrow OLUT = 0100$



PROBLEM 6 (17 PTS)

- Sketch the circuit that implements the following Boolean function: $f = a \oplus b \oplus c \oplus d$ Recall that $a \oplus b \oplus c \oplus d = (a \oplus b) \oplus (c \oplus d)$
 - ✓ Using <u>ONLY</u> an 8-to-1 MUX and 'NOT' gates. (3 pts.)




✓ Implement the previous circuit using <u>ONLY</u> 2-to-1 MUXs (AND, OR, NOT, XOR gates are not allowed). (14 pts.) $f(a, b, c, d) = \bar{a}f(0, b, c, d) + af(1, b, c, d) = \bar{a}(b\oplus(c\oplus d)) + a(\bar{b}\oplus(c\oplus d)) = \bar{a}g(b, c, d) + ah(b, c, d)$

 $g(b,c,d) = \overline{b}g(0,c,d) + bf(1,c,d) = \overline{b}(c\oplus d) + b(\overline{c\oplus d})$ $h(b,c,d) = \overline{b}h(0,c,d) + bh(1,c,d) = \overline{b}(\overline{c\oplus d}) + b(c\oplus d)$

$$\begin{split} t(c,d) &= c \oplus d = \bar{c}t(0,d) + ct(1,d) = \bar{c}(d) + c(\bar{d}) \\ u(c,d) &= \overline{c \oplus d} = \bar{c}u(0,d) + cu(1,d) = \bar{c}(\bar{d}) + c(d) \end{split}$$

Also: $\bar{d} = \bar{d}(1) + d(0)$



PROBLEM 7 (15 PTS)

• Complete the timing diagram of the following circuit. The VHDL code (tst.vhd) corresponds to the shaded circuit. $d = d_1 d_0$, $w = w_1 w_0$, $r = r_2 r_1 r_0$, $y = y_3 y_2 y_1 y_0$

